
Context Controller Having Instruction—Based Time Slice Task Switching Capability and Processor Employing the Same
Attorney: J. Joel Justiss (972–480–8800)

Replacement Sheet


1/21


OCT 1 1 2005

TRADEN!



DIEPSTRATEN 16-2-2






Context Controller Having Instruction—Based Time Slice Task Switching Capability and Processor Employing the Same
Attorney: J. Joel Justiss (972–480–8800)

Replacement Sheet

4/21 *FIG. 4A*

```
system IO_Controller ~ 100
                                                                              1(1)
              /* BitString8 & 16 based on Bit_String from Z.105 */
           syntype Cgroup = Integer constants 0:3 endsyntype;
           syntype Cond = Integer constants 0:31 endsyntype;
           syntype CtxNum = Integer constants 0:7 endsyntype;
           syntype EventNum = Integer constants 0:7 endsyntype;
           syntype InstAddr = Integer constants 0:65535 endsyntype;
           syntype Instruction = BitString16 endsyntype;
           syntype Offset = Integer constants -128:127 endsyntype;
           syntype Vbase = Integer constants 0:1023 endsyntype;
              /* Exported from Context_Controller */
                                                                            -102
           remote asleep, csw, idle Boolean nodelay;
           remote context CtxNum nodelay; /* running context */
           remote events BitString 8 nodelay; /* C-group 01 */
           remote nctx CtxNum nodelay; /* next context */
           remote mask BitString8 nodelay; /* Event Mask reg */
               /* Exported from Data_Path_and_Interface_Resources */
           remote slice Natural nodelay; /* inst cycles per bg slice */
           remote ien Boolean nodelay; /* true for execute cycles */
                     signal
                       AckEv(CtxNum,EventNum),
                       AckInst(EventNum),
                       BcInst(Cond,Offset), ClearCy(CtxNum),
                       ClearFG, CSaddr(InstAddr),
                       CSdata(Instruction), CsLoad(CtxNum),
                       CsStore(CtxNum),
                       Event(CtxNum, EventNum),
                       ExtEvent(CtxNum, EventNum), HfOsc,
                                                                   -104
                       HwReset, InitInst(CtxNum),
                       InitSeq(CtxNum), LfOsc,
                       LoadMask(BitString8), Mr, Mf,
                       Qr, Qf, Reset, SetCy(CtxNum),
                       SetFG, SignalInst(CtxNum,EventNum),
                       SkpInst(Cgroup, BitString8), Sleep,
                       VecInst(Vbase), Wait, Wake ;
```

DIEPSTRATEN 16-2-2



DIEPSTRATEN 16-2-2

6/21

FIG. 5






FIG. 6



Context Controller Having Instruction—Based Time Slice Task Switching Capability and Processor Employing the Same Attorney: J. Joel Justiss (972–480–8800) Serial No. 09/213,970


Replacement Sheet

8/21 *FIG*. 7A1




DIEPSTRATEN 16-2-2

FIG. 7A2




DIEPSTRATEN 16-2-2






DIEPSTRATEN 16-2-2



DIEPSTRATEN 16-2-2


FIG. 7C 12/21



Context Controller Having Instruction—Based Time Slice Task Switching Capability and Processor Employing the Same Attorney: J. Joel Justiss (972-480-8800) Serial No. 09/213,970


Replacement Sheet

FIG. 7D1




Context Controller Having Instruction—Based Time Slice Task Switching Capability and Processor Employing the Same Attorney: J. Joel Justiss (972–480–8800) Serial No. 09/213,970
Replacement Sheet


FIG. 7D2




DIEPSTRATEN 16-2-2



DIEPSTRATEN 16-2-2



DIEPSTRATEN 16-2-2



DIEPSTRATEN 16-2-2





FIG. 1


DIEPSTRATEN 16-2-2



71G. 12


DIEPSTRATEN 16-2-2

FIG. 13



DIEPSTRATEN 16-2-2

21/21



4